Proving super-polynomial size lower bounds for TC 0 , the class of constant-depth, polynomial-size circuits of Majority gates, is a notorious open problem in complexity theory. A major frontier is to prove that NEXP does not have poly-size THR • THR circuit (depth-two circuits with linear threshold gates). In recent years, R. Williams proposed a program to prove circuit lower bounds via improved algorithms. In this paper, following Williams' framework, we show that the above frontier question can be resolved by devising slightly faster algorithms for several fundamental problems:
showed that NEXP does not have polynomial-size ACC 0 circuits, by connecting an appealing algorithmic approach to circuit lower bounds:
circuit lower bounds can be proved by slightly-better-than-trivial circuit-analysis algorithms for problems such as satisfiability or derandomization. Along these lines, several subsequent works follow Williams' program [Wil13b, Wil14a, BV14, JMV15, ACW16, Wil16, Tam16] , and lower bounds for more circuit classes have been proved by introducing new algorithms, or tightening the connection itself. For an example of the latter, in the recent exciting work by Murray and Williams [MW17] , it is shown that NTIME[n poly(log n) ]
does not have polynomial-size ACC 0 • THR circuits, via a new Easy Witness Lemma.
The next big challenge for complexity theorists would be to apply Williams' connection to prove that NEXP (even NQP 2 ) is not contained in depth-2 threshold circuits. In fact, partial results are already made. In [Tam16, ACW16] , it is shown that E NP is not contained in n 2−o(1) size THR • THR circuits.
In this paper, we apply Williams' connection, together with many new and old tools from the structure theory of threshold circuits, to show that super-polynomial circuit lower bounds for THR • THR or SYM • THR would follow from tiny improvements (shaving all polylogs) over the running time of many fundamental problems in computational geometry.
We also consider two other well-studied fundamental problems MAX-SAT and k-SAT: the canonical NP-hard optimization problem and the canonical NP-complete problem. The state-of-the-art algorithms for MAX-SAT are much slower than that of CNF-SAT, and the best known running time for k-SAT has remained at 2 n(1−1/O(k)) for 20 years. We show that (very) modest improvements on their current stateof-the-art algorithms would imply lower bounds for SYM • AND circuits, and for O(log log n)-depth TC circuits. These results for MAX-SAT and k-SAT can be interpreted in two ways: either as a barrier for getting faster algorithms because proving circuit lower bounds is generally considered hard, or as a new approach for attacking those long-standing open questions in circuit complexity, providing extra motivations for studying these two problems.
Our Results

Consequence of Shaving Logs from ℓ 2 -Furthest-Pair and Related Problems
Our first result is that shaving logs from ℓ 2 -Furthest-Pair or other related problems in computational geometry would resolve our open problem in circuit complexity. 1 THR • THR refers to depth-2 circuits consisting of linear threshold gates. SYM • THR refers to depth-2 circuits consisting of a top SYM gate and many bottom THR gates. See Section 2.1 for formal definitions.
2 NTIME[n poly(log n) ] The best known algorithms for Z-OV, ℓ 2 -Furthest-Pair, Bichrom.-ℓ 2 -Closest-Pair and Z-Max-IP are of running time n 2−1/O(d) [Mat92, AESW91, Yao82] , which means there is no improvement when d = Ω(log n). But note that we do not require a truly-subquadratic time algorithm here: we only need to "shave all the logs" from the trivial n 2 poly(d) running time for polylogarithmic d, and we only need to do so for one of the above problems. We are optimistic that such algorithms exist, given the rich toolkit (which keeps growing) available for solving geometry problems. We also remark here that all problems above except for the last one requires n 2−o(1) time when d = 2 O(log * n) under SETH [Che18] . But again that conditional lower bound says nothing about whether shaving logs are possible.
Z-Max-IP
Consequence of Shaving Logs for Approximate Bichrom.-ℓ 2 -Closest-Pair
Our second result is that shaving logs on problems which are easier than those in the previous section would imply circuit lower bounds for SYM • THR. 
Compute a
3. Compute a (1 + 1/ log ω(1) n)-approximation to Bichrom.-ℓ 1 -Closest-Pair n .
The best known algorithms for (1 + ε)-approximation to Bichrom.-ℓ 1 -Closest-Pair or Bichrom.-ℓ 2 -Closest-Pair runs in n 2− Ω(ε 1/3 ) time, while the best known algorithm for Max-IP n,d runs in n
time (for d ≫ log n). For those algorithms, there is no improvement when ε ≪ 1/ log 3 n or d ≫ log 3 n.
Also, note that all these problems require n 2−o(1) time when d = ω(log n) under SETH [Rub18, Wil05] .
But again it seems plausible that there are some clever ways to shave logs in higher dimensional cases. A more fine-grained statement can be made if we relax NEXP to E NP : Theorem 1.3. Suppose for a real k > 2, one of the following deterministic algorithms exists:
1. An n 2 / log ω(1) n time algorithm for Max-IP n,log k n .
Then E NP has no n (k−2)/2−ε 1 -size SYM • SYM circuits for any ε 1 > 0.
Remark 1.4. Note that SYM•SYM and SYM•THR are equivalent up to a polynomial size blow-up [HP10, GHR92] . See also Proposition 2.1 (4).
Consequence of Shaving Logs for Modest Dimension Boolean Max-IP
Our third result is that shaving logs from moderate dimension Max-IP would imply super-polynomial lower bound for THR • THR.
Theorem 1.5. If any of the following deterministic algorithms exists, then NEXP has no polynomial-size THR • THR circuits:
1. An algorithm solving Max-IP n,n ε in n 2 / log ω(1) (n) time, for a constant ε > 0.
2. An algorithm solving Max-IP n,log k (n) in n 2−ε time for a constant ε > 0 and any integer k.
Note that for small enough ε > 0, Max-IP n,n ε can be solved in n 2 polylog(n) time by applying the fast rectangle matrix multiplication algorithm [Cop82] to calculate the pair-wise inner products. Therefore, we only need to shave logs on this naive algorithm.
Two Structure Lemmas for THR • THR circuits
The major technical ingredients of our results are two structure lemmas for THR • THR, of interest in its own right. Informally, the first lemma says every THR • THR is equivalent to a polynomial OR of Thresholdof-Majority circuits and the second lemma says that every THR • THR circuit is equivalent to a "subexponential OR" of Majority-of-Majority circuits. For the program of proving THR • THR lower bounds, this is significant, as exponential-size Majority-of-Majority and Threshold-of-Majority lower bounds are well-known [HMP
In the following, DOR refers to a "disjoint" OR gate: an OR gate with the promise that at most one of its inputs is ever true, and Gap-OR refers to a "gapped" OR gate: an OR gate with the promise that either all inputs are false or at least half of the inputs are true. (See Section 2.1 for formal definitions.) Lemma 1.6 (Structure Lemma I for THR • THR circuit). Let n be number of inputs and s = s(n) ≥ n be a size parameter. Every s-size THR • THR circuit C is equivalent to a Gap-OR • THR • MAJ circuit such that:
• The top Gap-OR gate has poly(s) fan-in.
• Each sub THR • MAJ circuit has size poly(s).
Moreover, the reduction can be computed in deterministic poly(s) time.
Lemma 1.7 (Structure Lemma II for THR • THR circuit). Let n be number of inputs and s = s(n) be a size parameter. Let ε ∈ log s n ,
• The top DOR gate has 2 O(εn) · poly(s) fan-in.
• Each sub MAJ • MAJ circuit has size s O(1/ε) · poly(s).
Moreover, the reduction can be computed in randomized 2
We discuss some immediate applications of the structure lemmas.
Equivalence of Non-trivial SAT Algorithms. It is well-known that THR • THR circuits can be simulated with depth-3 polynomial MAJ•MAJ•MAJ circuits [GHR92] ; however, replacing the output MAJ gate with an extremely simple Gap-OR or DOR gate has extra benefits. For example, any faster SAT algorithm for THR • MAJ or MAJ • MAJ circuits can be used to obtain a SAT algorithm for THR • THR easily! Formally, the following two corollaries follow from Lemma 1.6 and Lemma 1.7 directly.
Corollary 1.8. The following are equivalent:
• The satisfiability of THR • THR circuits of size n k can be solved in 2 n /n k time for any k.
• The satisfiability of THR • MAJ circuits of size n k can be solved in 2 n /n k time for any k.
Corollary 1.9. The following are equivalent:
• There is a 2 (1−Ω(1))·n time algorithm for the satisfiability of polynomial size THR • THR circuits.
• There is a 2 (1−Ω(1))·n time algorithm for the satisfiability of polynomial size MAJ • MAJ circuits.
We remark that the first corollary preserves any non-trivial speed up (2 n /n ω(1) time algorithms), while the second is coarser, which is due to the sub-exponential blowup (when ε is an arbitrarily small constant) in Lemma 1.7.
Generalization to Threshold Circuits of Constant Depth. circuit such that:
• The top DOR gate has 2 O(ε·n) fan-in.
• Each sub MAJ • AND 2k circuit has size O s O(1/ε) .
The above still holds if we replaced both AND k and AND 2k by unbounded fan-in AND gates.
That is, every polynomial threshold function of degree k with arbitrary weights can be simulated by a subexponential-size disjoint OR of polynomial threshold functions of degree 2k with small weights.
The following corollary follows from that the SAT problem for THR • AND k circuits is equivalent to the weighted MAX-k-SAT problem (given a CNF formula ϕ with weights on each clause, find an assignment satisfying clauses of maximum total weight), and that SAT for MAJ • AND 2k is equivalent to the (unweighted) MAX-2k-SAT problem. 
MAX-SAT and SYM • AND Circuit Lower Bounds
Being the canonical NP-hard optimization problem, a huge amount of research effort has been devoted to finding faster-than-2 n algorithms for MAX-SAT [BR99, BF10, BG12, CK04, DW06, GS12, GS17, GK14, GHNR03, GN00, Hir00, Hir03, KMRR05, KK06, Kul05, KK07, MR99, NR00, SST15, SS03, Wil05]. In turns of getting non-trivial speed up, in [SSTT16] , a 2 n−n 1/O(t) time algorithm for MAX-SAT of m = n t clauses is proposed, which doesn't give any improvement when m = n Ω(log n) .
This state of affairs is certainly unsatisfactory, as k-SAT and CNF-SAT are known to have much better algorithms: k-SAT is solvable in 2
(1−1/O(k))n time [PPSZ05] , while CNF-SAT admits a 2
(1−Ω(1/ log(m/n))n time algorithm [CIP06, DH09] , which gives a non-trivial speedup even for sub-exponential m.
Our next result give some evidence why progress on MAX-SAT has been limited. We show that a very modest improvement over the best known MAX-SAT algorithm would imply super-quasi-polynomial circuit lower bounds for SYM • AND circuits. Moreover, if the running time for MAX-SAT can be improved to the same as the best-known algorithms for CNT-SAT, then we would have a much stronger circuit lower bound. k-SAT and the log log n-Depth Barrier for TC Circuits
Finally, we show a modestly improved algorithm for k-SAT (recall the state-of-the-art running time is 2 n·(1−1/O(k)) ) would imply lower bounds for O(log log n)-depth TC circuits. This is based on the reduction from TC-SAT to k-SAT in a recent work by Abboud et al. [ABDN18] .
has no cn-wire depth-(c log log n) TC circuit.
log log n-depth Barrier for TC. In [IPS97] , it is shown that parity requires n 1+c −d -wires for depth-d TC circuits, which becomes linear when d = Ω(log log n). No non-trivial super-linear wires lower bounds are known when the depth is Ω(log log n). It is consistent with the current state of knowledge that E NP could be contained in linear-size O(log log n)-depth TC circuits.
Related Works
Constant-Depth Threshold Circuit Lower Bounds. For more history on previous works on lower bounds for constant-depth threshold circuits, see the corresponding sections in [Wil14a, KW16] . We only discuss a few recent results here. In 2014, Williams [Wil14a] showed that NEXP is not contained in ACC 0 • THR, by devising a fast satisfiability algorithm for it. The lower bound was recently improved by Murray and Williams [MW17] to that NQP is not contained in ACC 0 • THR. Tamaki [Tam16] , Alman, Chan and Williams [ACW16] proved that E NP is not contained in n 2−o(1) size THR • THR circuits (the results in [ACW16] is stronger, it in fact showed lower bound against ACC 0 • THR • THR circuits, with at most n 2−ε bottom THR gates).
Most recently, Williams [Wil18a] showed that there are functions in NQP can not be represented by a linear combination of polynomially many ACC • THR circuits.
Tell [Tel17] constructed a quantified derandomization algorithm for TC circuits with depth d and n
wires, and showed that a modest improvement of his algorithm would imply standard derandomization of TC 0 , and consequently NEXP ⊆ TC 0 .
Using random restriction, Kane and Williams [KW16] proved that any THR • THR circuits computing Andreev's function requires Ω(n 1.5 ) gates and Ω(n 2.5 ) wires. Chattopadhyay and Mande [CM17] showed an exponential size separation between THR • MAJ and THR • THR, by constructing a function in THR • THR with exponential sign-rank.
Shaving Logs Implies Circuit Lower Bound. Abboud et al. [AHVW16] showed that shaving logs on some well-studied sequence alignment problems like Edit-Distance and Longest Common Subsequence would imply strong circuit lower bounds. In particular, they proved that an n 2 / log ω(1) n time algorithm for either of them would imply a 2 n /n ω(1) time algorithm for poly-size Formula-SAT, from which it follows NEXP is not contained in NC 1 . Their reduction is later tightened by Abboud and Bringmann [AB18] , which showed that an n 2 / log 7+ε n time algorithm for either of them is already enough to imply new algorithm for Formula-SAT. Chen et al.
[CGL + 18] showed that shaving a 2 (log log N ) 3 factor from the naive algorithm for (constant factor) approximate Closest-LCS-Pair 4 and many other problems also implies NEXP is not contained in NC 1 .
Preliminaries
We begin with some notations for operations on vectors. For two vectors u, v ∈ {0, 1} * , we use u • v to denote their concatenation. For a vector u and an integer t, we use u ⊗t to denote the vector obtained by repeating u t times.
Circuits Classes
Since we discuss many circuits class in this work, we begin with some notations for those classes.
Notations for Circuit Classes. Let x ∈ {0, 1} n be a Boolean input. For w ∈ R n and t ∈ R, we define THR w,t (x) (the threshold function) be the indicator function that whether w · x ≥ t. Similarly, we define ETHR w,t (x) (the exact threshold function) be the indicator function that whether w · x = t. The vector w and the real t are called the weights and the threshold of the given function THR w,t (ETHR w,t ). We say these weights and thresholds are realizations of the Boolean functions they defined. Note that a function may have different realizations. One may assume without loss of generality that the weights and thresholds are integers of absolute value at most 2 O(n log n) [MTT61, BHPS10] . For a threshold or exact threshold function with weight w, we call the linear function L := w · x its associated linear function. We use MAJ n and EMAJ n to denote the corresponding threshold (exact threshold) functions when all weights are 1. Slightly abusing notations, we use THR, ETHR, MAJ, EMAJ to also denote the corresponding classes of functions. We also consider AND n and OR n , with their usual meanings. We use DOR n to denote the disjoint OR function, that is, an OR function with the promise that at most one input bit could be true.
We use Gap-OR n to denote the gap OR function, that is, an OR function with the promise that either all inputs are false or at least half of inputs are true. We also use SYM to denote the class of all symmetric functions. For a SYM function C, we have C(x) := f n i=1
x i , and we call f as its associated function.
For a class of function like THR, we use THR k to denote its sub-class with at most k inputs. For two classes of functions like THR and SYM, we use THR • SYM to denote the corresponding class of depth-2 circuits. Similar notations are used for more than 2 classes.
We use LT d to denote the depth-d THR circuit class, that is,
When we refer to a circuit class without specifying its size, we always assume the size is polynomial.
Previous Known Containment Results. We need the following standard circuit classes containment results for this paper.
Proposition 2.1. The following holds:
MAJ • THR and MAJ
Moreover, all statements above have corresponding polynomial-time, deterministic constructions.
Remark 2.2. We remark that for Item (4) and (5), only Item (5) is explicitly stated in [HP10], but it is not hard to see that the technique works equally well with a top SYM gate.
We also need the following folklore lemma, which helps us to transform between MAJ • AND circuits and MAJ • OR circuits. 
Proof. We define
That is, O i (x) = 0 if and only if the first i − 1 bits are 1, and the i-th bit is 0. Now, note that if AND(x) = 1, then all bits are 1, which means all O i (x)'s are 1. When AND(x) = 0, let i be the index of the first 0-bit, it is easy to see that O i (x) = 0 and all other O j (x)'s are 1, and hence
Lower Bound From Non-trivial Satisfiability Algorithm
Here we introduce the algorithm-to-lower bound tools established in a serious works of Williams [Wil13a, Wil14b] , and simplified by Ben-Sasson and Viola [BSV14] .
Let C be a circuit class, we use C s n to denote the subset of C with n inputs and size ≤ s. Slightly abusing notation, we also use C s n to denote the corresponding functions of the circuits in C s n . We say a circuit class C is efficiently close under projections, if given the description of a circuit C from C s n , for indices i, j ≤ n and a bit b, the following functions 
. If the satisfiability of functions
We also need the following two similar connections with circuit lower bound against NEXP. Remark 2.7. We remark that algorithms in both Theorem 2.5 and Theorem 2.6 can in fact be replaced by co-nondeterministic algorithms with the same running times.
Theorem 2.5 ([BSV14, Wil13a]). Let C be efficiently closed under projections. If there is an algorithm solving the satisfiability of functions
h = g 1 ∧ g 2 ∧ g 3 where g i ∈ C n k n+O(log n) in O(2 n /n k ) time for all k, then NEXP does not have polynomial size C circuits.
Structure Lemmas for THR • THR Circuits
In this section we present our structure lemmas for THR • THR circuits, and discuss some applications. We first need a simple construction, which will be used in both proofs.
Lemma 3.1 (Mod p exact threshold gate). Let G be a ETHR gate with n inputs, p be a prime and G p be the "mod p" version of G. That is, let L and T be the corresponding linear function and threshold of G,
Then G p can be written as a DOR • ETHR circuit such that
• The top DOR gate has O(n) fan-in.
• All ETHR gates have positive weights and thresholds smaller than O(np).
Proof. Let w 1 , w 2 , . . . , w n and T be the corresponding weights and threshold of G. We reduce each weight w i in G to w i mod p, and get another circuit with associate top linear function L ′ (x). We set t = T mod p,
. . , n}. Therefore, by enumerating k from 0 to n, we can construct the equivalent DOR • ETHR circuit.
Proof for Structure Lemma I
We begin with the proof for Structure Lemma I for THR • THR circuits (restated below).
Reminder of Lemma 1.6 Let n be number of inputs and s = s(n) ≥ n be a size parameter. Every s-size THR • THR circuit C is equivalent to a Gap-OR • THR • MAJ circuit such that:
Proof. Let C ′ be the given THR • THR circuit. By negating some of its input gates (THR is closed under negation), we can assume all weights in the top THR gate of C ′ are ≤ 0. By Proposition 2.1 (3), C ′ can be transformed into an equivalent THR • ETHR circuit C of size t = poly(s). Let G 1 , G 2 , . . . , G t , w 1 , w 2 , . . . , w t be the ETHR gates on the bottom layer and their corresponding weights in the top gate in C. By assumption, we also have all w i ≤ 0. Let T be the threshold of the top gate in C. For all input x, we have
By construction, we can assume that weights in G i are bounded by 2 n c for a large constant c. Fix an input x, let p be a random prime from 2 to n 2c · t 2 · 10 = poly(s), then with probability at least 1 − 1/10t, 
Proof for Structure Lemma II
We next prove Lemma 1.7. The proof consists of two steps, which are specified by Lemma 3.2 and Lemma 3.4. • The top DOR gate has poly(d) fan-in.
• Each ETHR gate has fan-in d, whose weights and threshold are positive and smaller than poly(d)·2 n .
• The C part is unchanged.
The same statement also holds for a ETHR d • C circuit. Moreover, these reductions can be computed in randomized poly(s) time.
Proof. We only consider the THR d • C case, the ETHR d • C case is only simpler.
Let C be the given circuit. First, by Proposition 2.1 (5), C can be transformed to an equivalent DOR
Now, we deal with each ETHR gate G separately, note that G also has fan-in d. Let D be the sub-circuit with top gate G. From the construction, G may have weight of absolute value at most M old = 2 poly(d) .
We next define L : {0, 1} n → Z such that L(x) is the value of the linear function associated with the gate G when the input is x. That is D(x) = 1 if and only if L(x) = T for the threshold T of G.
Then
for a sufficiently large c. Therefore, by a simple union bound, with probability at least
n . We pick such a prime m for gate G.
Finally, by applying Lemma 3.1 with prime m, we can replace G with an equivalent DOR • ETHR sub-circuit, whose ETHR gates have positive weights and thresholds smaller than poly(d) · 2 n .
By a union bound over all ETHR gates, and choose c to be a large enough constant, we complete our randomized reduction.
Remark 3.3. One can observe that the above reduction indeed only introduces one-sided error. That is, even it chooses some "bad" primes, the resulting circuit D satisfies the property that D(x) = 1 whenever
C(x) = 1.
Lemma 3.4 (Decomposition of the top ETHR gate). Given an ETHR d • C circuit C (a circuit with a top
ETHR gate of fan-in d) of size s and a real ε ∈ log d n , 1 , suppose the top ETHR gate in C has positive weights and threshold smaller than 2 2n . C is equivalent to a DOR • MAJ • AND 2 • C circuit such that:
• The top DOR gate has 2 O(εn) fan-in.
• Each MAJ gate has fan-in d O(1/ε) .
Moreover, the reduction can be computed in deterministic
Proof. Let G top be the top ETHR in C and G 1 , G 2 , . . . , G d be its input gates. Let w i 's and T be the weights and the threshold of G top and L(x) be the associated linear function, we have
for all input x ∈ {0, 1} n . Now, note that the binary representations of w i 's and T are of length at most log(2 2n ) ≤ 2n, and we break them into D = ε · n log d blocks, each with B ≤ 2/ε · log d bits. Let w i,j ∈ [2 B − 1] and T j be the value of w i 's and T 's j-th block respectively (blocks are numbered from the least significant bit to the most significant bit w i · G i (x) = T with respect to a carry sequence c is equivalent to that for all j ∈ [D]:
where we set C D and C 0 to be 0 for notational convenience.
That is, after fixing c j 's, for all j,
Therefore, consider the sum
Checking whether this sum ≤ 0 can be formulated as a
sub-circuit, with input gates G 1 , G 2 , . . . , G d . Moreover, since each addition process only corresponds to one carry sequence, by enumerate all possible carry sequence, we can see the above transform G top into a DOR • MAJ • AND 2 sub-circuit with input gates G 1 , G 2 , . . . , G d , with top fan-in:
which completes the proof.
Finally, Structure Lemma II for THR • THR circuits follows directly from Lemma 3.2 and Lemma 3.4.
Reminder of Lemma 1.7 Let n be number of inputs and s = s(n) be a size parameter. Let ε ∈ log s n , 1 ,
• Each sub MAJ • MAJ circuit has size s O(1/ε) .
Moreover, the reduction can be computed in randomized
Proof. By Proposition 2.1 (3), C is equivalent to a poly(s) size THR • ETHR circuit C 1 . Then we apply Lemma 3.2 to reduce C 1 into a DOR poly(s) • ETHR • ETHR circuit C 2 , whose secondlayer ETHR gates have positive weights and thresholds smaller than poly(s) · 2 n < 2 2n .
Next we apply Lemma 3.4 to change all second layer ETHR gates in C 2 into a DOR • MAJ • AND 2 sub-circuits, with top gate fan-in 2 O(ε·n) . Putting everything together, and note that AND 2 • ETHR can still be represented by an ETHR gate, we obtain a DOR 2 O(ε·n) • MAJ • ETHR circuit, in which all MAJ • ETHR sub-circuits have size at most s O(1/ε) .
Applying Proposition 2.1 (5) completes our proof. And the running time bound follows from the corresponding time bounds in Lemma 3.2 and Lemma 3.4.
The following corollary follows directly by setting the parameter ε carefully in Lemma 1.7.
Corollary 3.5. Let n be number of inputs and s = s(n) be a size parameter. Let ε ∈ log s n , 1 , for
• The top DOR gate has s O(1/ε) fan-in.
• Each sub MAJ • MAJ circuit has size 2 O(ε·n) .
Moreover, the reduction can be computed in randomized
time.
Some Applications
Finally, we prove these interesting implications of Lemma 1.6 and Lemma 1.7.
The following corollary follows from Lemma 1.6 directly.
Reminder of Corollary 1.8 The following are equivalent:
Proof. We only need to prove the second item implies the first. Suppose the second item holds, given a THR • THR circuit of size n k , by Lemma 1.6, it can be reduced to an equivalent Gap-OR • THR • MAJ circuit of size n kc for a constant c, whose satisfiability can be solved in 2 n /n kc time by the first item.
And the following two corollaries follow from Lemma 1.7 directly.
Reminder of Corollary 1.10 Let n be number of inputs and s = s(n) be a size parameter. Let ε ∈ log s n , 1 and d be a constant. For
• Each sub
Proof. We apply Lemma 1.7 to the top 2 layers, and then apply Proposition 2.1 (5) recursively to obtain an equivalent DOR • LT d circuit.
Corollary 3.6. For all d ≥ 2, the following are equivalent:
• There is a 2 (1−Ω(1))·n time algorithm for satisfiability of polynomial size LT d circuits.
Proof. Suppose we have a 2 (1−ε 1 )n time algorithm for satisfiability of polynomial size LT d circuits for a constant ε 1 > 0. Let c be the hidden constant in the big-O notation of the fan-in of the top DOR gate in Lemma 1.7. We set ε = ε 1 /2c and apply Lemma 1.7 to the given LT d circuit. We obtain an equivalent DOR • LT d circuit with top fan-in 2 cεn = 2 ε 1 /2·n and polynomial size LT d sub-circuits. Then we can apply our algorithm for solving polynomial size LT d to solve the satisfiability of the given LT d circuit in 2 (1−ε 1 /2)·n time, which completes the proof.
Note that Corollary 1.9 is simply a special case of the above Corollary when d = 2. Similarly, the same techniques can be used to derive a structure lemma for THR • AND k circuits as well.
Reminder of Corollary 1.11. Let n be number of inputs and s = s(n) be a size parameter. Let ε ∈ log s n , 1 and k be a constant. Assuming s = 2 o(n) , an s-size THR • AND k circuit is equivalent to a DOR • MAJ • AND 2k circuit such that:
Proof. We simply apply Lemma 3.2 and Lemma 3.4, and merge each AND 2 • AND k sub-circuits into a single AND 2k gate.
Together with Lemma 2.3, the following corollary is evident.
Reminder of Corollary 1.12. For any integer k, if there is a 2 (1−Ω(1))n time algorithm for polynomial size unweighted MAX-2k-SAT, then so does polynomial size weighted MAX-k-SAT.
Proof. We can use Lemma 2.3 to transform the bottom AND gates to OR gates for THR • AND and MAJ • AND circuits, and then the proof are exactly the same as in Corollary 3.6.
Shaving Logs from ℓ 2 -Furthest Pair Implies THR • THR Lower Bound
In this section we show shaving logs on ℓ 2 -Furthest Pair or other related problems would have exciting circuit lower bound consequence. We first show that slightly faster satisfiability algorithm for THR • THR implies circuit lower bound against THR • THR. Note that this is not obvious as THR • THR circuits are not trivially closed under intersection, while we have to solve satisfiability for an AND of 3 THR • THR circuits faster. Proof. From Theorem 2.5, we have to devise a 2 n / log ω(1) n time algorithm for solving AND 3 •THR•THR circuits of size s = n k with n ′ = n + O(log n) inputs.
Given such a circuit C, we first apply Proposition 2.1 (3) to transform it into a poly(s) size AND 3
Note that we can switch the order of DOR and AND 3 , by treating the first as addition and the second as multiplication. Then C ′ is equivalent to another DOR • ETHR • ETHR circuit C ′′ of poly(s) size.
Finally, solving C ′′ can be completed by solving poly(s) ETHR • ETHR sub-circuits, and note that ETHR • ETHR ⊆ THR • THR (Proposition 2.1 (7)), hence using the algorithm from the assumption completes the proof. For each x, y ∈ {0, 1} n/2 , we interpret x and y as an assignment to the first half and second half of the input to C respectively. For each linear functions L j , we use X j (x) and Y j (y) to denote the contribution from x and y respectively. We have
Note that since each G j has at most s wires, and therefore
It is easy to see that u(x) ⊙ w v(y) = L(x, y). Therefore, computing the maximum of u(x) ⊙ w v(y) for all x, y ∈ {0, 1} n/2 solves the problem, which can be reduced to a Weighted-Max-IP 2 n/2 ,poly(n) instance.
The proof is completed by applying the algorithm for Weighted-Max-IP in the assumption. The reduction to Z-OV works roughly the same, with the only modification that we transform the THR • MAJ circuit into an equivalent DOR • ETHR • MAJ at the beginning (via Proposition 2.1 (3)), and solve each ETHR • MAJ sub-circuits separately via a similar reduction to Z-OV. In this section we establish circuit lower bound consequences from shaving logs on Approximate Bichrom.-ℓ 2 -Closest-Pair or other related problems. We need the following Lemma first, whose proof is deferred to the end of this section.
Lemma 5.1. Given a size s AND 3 • SYM • SYM circuit C, there is a 2 n/2 poly(s) time algorithm reducing it into s 3 Max-IP 2 n/2 ,O(s 2 n 2 ) instances.
To prove Theorem 1.2, we first show the following reductions from Max-IP.
Lemma 5.2. Let n, d be two integers and ε = 1/10d, a Max-IP n,d instances can be reduced to:
•
Proof. Given a Max-IP n,d instance with two sets A, B ⊆ {0, 1} d . We first consider Item (2). For each x ∈ A and y ∈ B, we create two points p x and q y in R d+2 , such that
We have
. Note that ε = 1/10d, we can determine max For each x ∈ A and y ∈ B, we create two points p x , q y ∈ {0, 1} 3d , such that
Note that for each p x and q y , there are exactly d coordinates with value 1. Also, note that their inner product p x · q y corresponds to the number of coordinates on which they are both 1. We have
Therefore, a (1 + ε)-approximation to min
enough to solve the given Max-IP instance, which complete the proof for Item (1). Now we are ready to prove Theorem 1.2 (restated below).
Reminder of Theorem 1.2 If any of following problems has an n 2 poly(d)/ log ω(1) n time deterministic algorithm for polylogarithmic d, then NEXP has no polynomial size SYM • THR circuits:
2. Compute a (1 + 1/ log ω(1) n)-approximation to Bichrom.-ℓ 2 -Closest-Pair n .
Proof. By Lemma 5.2, we only need to consider Item (1) here. Note that by Proposition 2.1 (4), we just need to consider polynomial size SYM • SYM circuit. By Theorem 2.5, we need to show the satisfiability problem for polynomial size AND 3 • SYM • SYM circuits with n + O(log n) inputs can be solved in 2 n /n ω(1) time. With Lemma 5.1, it can be reduced to polynomial many Max 2 n/2+O(log n) ,poly(n) instance, apply our algorithm from Item (1), the needed 2 n /n
time algorithm follows directly.
Finally, we prove Theorem 1.3, which gives more refined circuit lower bounds consequences.
Reminder of Theorem 1.3 Suppose for some a real k > 2, one of the following algorithms exists:
2. A (1 + 1/ log k n)-approximation algorithm for Bichrom.-ℓ 1 -Closest-Pair n in n 2 / log ω(1) n time.
3. A (1 + 1/ log k n)-approximation algorithm for Bichrom.-ℓ 2 -Closest-Pair n in n 2 / log ω(1) n time.
Then E NP has no n (k−2)/2−ε 1 size SYM • SYM circuit for any ε 1 > 0.
Proof. Let ε 1 > 0, by Theorem 2.4, it suffices to show that the satisfiability of s = n (k−2)/2−ε 1 size AND 3 • SYM • SYM circuits with n ′ = n + O(log n) inputs can be solved in 2 n /n ω(1) time.
We consider Item (1) first. By Lemma 5.1, in 2 n ′ /2 poly(s) = 2 n/2 poly(s, n) time, the aforementioned problem can be reduced to s 3 instances of Max 2 n ′ /2 ,O(s 2 n ′2 ) . Note that s 2 n ′2 ≤ n k−ε 1 .
Therefore, applying the algorithm for Max-IP n,c log n , these s 3 instances of Max 2 n ′ /2 ,n k−ε 1 can be solved in
time, which completes the proof for Item (1). Applying Lemma 5.2 and proceed similarly, the claim for the other two cases can also be established.
Proof of Lemma 5.1
To prove Lemma 5.1, we introduce two simple lemmas first. 
Proof. We define two functions ϕ x , ϕ y : {0, 1} → {0, 1} 2 such that: It is easy to check that for a, b ∈ {0, 1},
2d as the concatenation of ϕ x (x i ) for each i ∈ [d], and similarly define ϕ y (y) ∈ {0, 1} 2d as
Then we can see ψ and an integer M d,m , such that for all x, y ∈ {0, 1} d :
• Otherwise, ϕ
Proof. We remark the reduction here is essentially the same as the trick used in [Wil18b] . For a vector v ∈ {0, 1} * , we use v ⊗k to denote the concatenation of k copies of v.
Consider the following polynomial P (x, y) := (x · y − m) 2 , we have
Then we can see
Let ψ Then we have ϕ
And we set
Now, if x·y = m, we have P (x, y) = 0, and therefore ϕ 
Now we are ready to prove Lemma 5.1 (restated below).
Reminder of Lemma 5. For each x, y ∈ {0, 1} n/2 , we interpret x and y as an assignment to the first half and second half of the input to D respectively. We use X i (x) and Y i (y) to denote the contribution of x and y to gate G i respectively. Then we have
Now, for an integer t ∈ {0, 1, . . . , n} and a function f : {0, 1, . . . , n} → {0, 1}, we define two mappings ψ
Then we can see for two integers a, b ∈ {0, 1, . . . , n}, ψ
n/2 ,we define
Therefore, we have
and consequently
sn . In order to compute the AND of D 1 ,D 2 and D 3 , we make use of Corollary 5.5, consider
, and ψ x (x) · ψ y (y) < M otherwise. Therefore, let A be the set of all ψ x (x)'s for x ∈ {0, 1} n/2 , and B be the set of all ψ y (y)'s for y ∈ {0, 1} n/2 . We can see A, B form a Max-IP n,O(s 2 n 2 ) instance and Max(A, B) = M if and only if D is satisfiable.
Therefore, by reducing all O(s 3 ) AND 3 • EMAJ s • SYM sub-circuits of C ′′ into Max-IP n,O(s 2 n 2 ) instances, we solve the satisfiability problem for the equivalent AND 3 •SYM s •SYM circuit C. This completes the proof.
Shaving Logs from Modest Dimension Max-IP Implies THR • THR Lower Bound
In this section we prove Theorem 1.2 (restated below).
Reminder of Theorem 1.5 If any of the following deterministic algorithms exists, then NEXP has no polynomial-size THR • THR circuits:
Proof. We first consider Item (2). We want to apply Lemma 1.7 to simplify the given THR • THR circuit. However, the problem here is that Lemma 1.7 only implies a randomized reduction, preventing us from applying Lemma 4.1, as that needs a deterministic algorithm. Fortunately, by Remark 4.2, we only need to come up with a co-nondeterministic algorithm. That is, we want a nondeterministic algorithm which decides whether a THR • THR circuit of size n k is unsatisfiable in 2 n /n k time for every integer k.
In the following we derandomize the construction in Lemma 1.7 using nondeterminism. Given a THR • THR circuit C of size s = n k , we also construct its negation D = ¬C, with the same size s.
Let ε 1 > 0 be a constant to be specified later. We apply the reduction of Lemma 1.7 to both C and D, and guess all random primes needed nondeterministically alone the way, which takes For the other direction, note that the reduction of Lemma 1.7 only introduces one-sided error (Remark 3.3). That is, for all possible guess and x ∈ {0, 1} n , when C(x) = 1, we must have C ′ (x) = 1. And the same holds for D(x) and D ′ (x). Therefore, suppose C is not equivalent to C ′ (the case for D and D ′ is similar), it must be the case that there is an x such that C(x) = 0 while C ′ (x) = 1. Since C(x) = 0, we have D(x) = 1 and therefore D ′ (x) = 1, which means (C ′ ∧ D ′ )(x) = 1, completes the proof of the claim.
Note that C ′ ∧D ′ is an AND 2 •DOR•MAJ•MAJ circuit. We can switch the order of AND 2 and DOR by treating them as multiplication and addition respectively, and obtain an equivalent DOR•AND 2 •MAJ•MAJ circuit, with top-fan in 2 O(ε 1 ·n) and sizes of its MAJ • MAJ sub-circuits unchanged.
Applying Lemma 5.1, the satisfiability of an AND 2 •MAJ•MAJ circuit can be reduced to poly(s O(1/ε 1 ) ) = n O(k/ε 1 ) Max-IP 2 n/2 ,n O(k/ε 1 ) instances. Therefore, by choosing ε 1 small enough comparing to ε, we can obtain a 2 (1−ε/2)·n time algorithm for the satisfiability of C ′ ∧ D ′ from the algorithm in Item (2).
Finally, we reject immediately if we find C ′ ∧ D ′ is satisfiable. Otherwise, we know C ′ is equivalent to C, using the same argument we can obtain a 2
(1−ε/2)·n time algorithm for the satisfiability of C ′ . We accept only if C ′ is unsatisfiable.
It is not hard to see the above algorithm solves the unsatisfiability problem of THR • THR circuits of size n k in 2 (1−ε/2)·n nondeterministic time for any integer k, which completes the proof.
The case for Item (1) are roughly the same, except for that we apply Corollary 3.5 instead.
MAX-SAT
In this section we show that slightly better exact algorithms for MAX-SAT would have interesting circuit lower bound consequences. time, which completes the proof.
k-SAT
We need the following Lemma from [ABDN18] .
Lemma 8.1 (Lemma 4.8 in [ABDN18] ). There is a polynomial-time many-one reduction from TC-SAT to CNF-SAT that, given ε ∈ (0, 1) and a depth-d threshold circuit with at most cn wires, with c ≥ 1, produces a k-CNF formula ϕ on at most (1 + ε)n variables and with k ≤ (2000(c/ε) log(2c/ε)) d + 1.
Theorem 8.2. A 2 n·(1−1/k 1/ω(log log k) ) time algorithm for k-SAT implies that for any constant c > 1, E NP has no cn-wire depth-(c log log n) TC circuit.
Proof. For any constant c, suppose we are given a circuit of (cn/3 − 1)-wire and depth-(c log log n − 1), in order to apply Theorem 2.4, we need to show the AND of 3 such circuits admits a faster satisfiability algorithm.
Note that AND of 3 such circuits is just a TC circuit of cn-wire and depth-(c log log n), denote that circuit by C. Let ε be a parameter to be decided later, we apply Lemma 8.1 to transform the satisfiability problem of C into a k-CNF formula ϕ on (1 + ε)n variables, with k ≤ (2000(c/ε) lg(4c/ε)) c log log n + 1.
Now we set ε so that ε −1 = 2 log t n for a small constant t. We then have log log k = Θ(log log n).
Applying the assumed k-SAT algorithm, the running time can be calculated as 2 (1+ε)(1−1/k 1/ω(log log k) )n = 2 (1+ε)·n·(1−(ε/c) o(1) ) = 2 n(1−ε o(1) ) = 2 n / log ω(1) n.
The proof is completed by applying Theorem 2.4.
